Evaluation of the performance metrics of a 4 bit universal shift register and its implementation in an arithmetic & logic unit
Keyword(s):
Keyword(s):
2017 ◽
Vol 9
(4)
◽
pp. 04018-1-04018-4
2021 ◽
Vol 26
(1)
◽
pp. 40-53
Keyword(s):
2017 ◽
Vol 166
(7)
◽
pp. 14-17