A Reconfigurable Memory PUF Based on Tristate Inverter Arrays

2016 ◽  
Author(s):  
Yijun Cui ◽  
Chenghua Wang ◽  
Weiqiang Liu ◽  
Maire O'Neill
Keyword(s):  
Reconfigurable Memory

On EDA solutions for reconfigurable memory-centric AI edge applications

2020 ◽  
Author(s):  
Hung-Ming Chen ◽  
Chia-Lin Hu ◽  
Kang-Yu Chang ◽  
Alexandra Küster ◽  
Yu-Hsien Lin ◽  
...  
Keyword(s):  
Reconfigurable Memory

Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-/spl mu/m CMOS

2005 ◽  
Vol 40 (1) ◽  
pp. 261-275 ◽  
Author(s):  
K. Mai ◽  
R. Ho ◽  
E. Alon ◽  
D. Liu ◽  
Younggon Kim ◽  
...  
Keyword(s):  
Circuit Techniques ◽  
Reconfigurable Memory

scholarly journals Daisy-Chained Systolic Array and Reconfigurable Memory Space for Narrow Memory Bandwidth

2020 ◽  
Vol E103.D (3) ◽  
pp. 578-589
Author(s):  
Jun IWAMOTO ◽  
Yuma KIKUTANI ◽  
Renyuan ZHANG ◽  
Yasuhiko NAKASHIMA
Keyword(s):  
Systolic Array ◽  
Memory Bandwidth ◽  
Memory Space ◽  
Reconfigurable Memory

New Reconfigurable Memory Architecture for Parallel Image-Processing LSI with Three-Dimensional Structure

2008 ◽  
Vol 47 (4) ◽  
pp. 2774-2778 ◽  
Author(s):  
Shigeo Kodama ◽  
Daijirou Amano ◽  
Takeaki Sugimura ◽  
Takafumi Fukushima ◽  
Tetsu Tanaka ◽  
...  
Keyword(s):  
Image Processing ◽  
Three Dimensional ◽  
Dimensional Structure ◽  
Memory Architecture ◽  
Three Dimensional Structure ◽  
Parallel Image Processing ◽  
Parallel Image ◽  
Reconfigurable Memory
Sign in / Sign up

Export Citation Format

Share Document