A high throughput FPGA implementation of a bit-level matrix product
Keyword(s):
2015 ◽
Vol 62
(9)
◽
pp. 861-865
◽