A high-resolution (< 10 ps RMS) 32-Channel Time-to-Digital Converter (TDC) implemented in a Field Programmable Gate Array (FPGA)

Author(s):  
Eugen Bayer ◽  
Michael Traxler
Sign in / Sign up

Export Citation Format

Share Document