Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Author(s):  
Nam Sung Kim ◽  
K. Flautner ◽  
D. Blaauw ◽  
T. Mudge
Sign in / Sign up

Export Citation Format

Share Document