Register file port requirements of transport triggered architectures

2005 ◽  
Author(s):  
J. Hoogerbrugge ◽  
H. Corporaal
Keyword(s):  
Register File

Instruction Scheduling Algorithm for Register File Connectivity Clustered VLIW Architecture

2009 ◽  
Vol 31 (1) ◽  
pp. 127-132
Author(s):  
Zhi-Xiong ZHOU ◽  
Hu HE ◽  
Xu YANG ◽  
Yan-Jun ZHANG ◽  
Yi-He SUN
Keyword(s):  
Scheduling Algorithm ◽  
Instruction Scheduling ◽  
Register File

Active-Cycle Based Register File Design for Reduced Ports and Energy

2009 ◽  
Vol 31 (2) ◽  
pp. 299-308 ◽  
Author(s):  
Yu-Lai ZHAO ◽  
Xian-Feng LI ◽  
Dong TONG ◽  
Han-Xin SUN ◽  
Jie CHEN ◽  
...  
Keyword(s):  
Register File ◽  
File Design

A 0.13 μm 6 GHz 256×32b leakage-tolerant register file

2002 ◽  
Author(s):  
R. Krishnamurthy ◽  
A. Alvandpour ◽  
G. Balamurugan ◽  
N. Shanbhagh ◽  
K. Soumyanath ◽  
...  
Keyword(s):  
Register File

Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28nm UTBB-FDSOI

2016 ◽  
Vol 57 ◽  
pp. 76-86 ◽  
Author(s):  
Sébastien Bernard ◽  
Marc Belleville ◽  
Jean-Didier Legat ◽  
Alexandre Valentian ◽  
David Bol
Keyword(s):  
Register File ◽  
Voltage Range

Register File Criticality and Compiler Optimization Effects on Embedded Microprocessors Reliability

2017 ◽  
pp. 1-1 ◽  
Author(s):  
Filipe Lins ◽  
Lucas Tambara ◽  
Fernanda Lima Kastensmidt ◽  
Paolo Rech
Keyword(s):  
Compiler Optimization ◽  
Register File
Sign in / Sign up

Export Citation Format

Share Document