Bounded Dataflow Networks and Latency-Insensitive circuits

2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design ◽

10.1109/memcod.2009.5185393 ◽

2009 ◽

Cited By ~ 19

Author(s):

Muralidaran Vijayaraghavan ◽

Arvind

Keyword(s):

Dataflow Networks ◽

Latency Insensitive

Download Full-text

Fractional register calculation and optimization in scheduling based Latency-Insensitive design

Engineering Science and Technology an International Journal ◽

10.1016/j.jestch.2019.04.013 ◽

2020 ◽

Vol 23 (1) ◽

pp. 204-210

Author(s):

Mahdi Zare

Keyword(s):

Latency Insensitive

Download Full-text

Performance analysis and optimization of latency insensitive systems

Proceedings 37th Design Automation Conference ◽

10.1145/337292.337441 ◽

2000 ◽

Cited By ~ 44

Author(s):

Luca P. Carloni ◽

Alberto L. Sangiovanni-Vincentelli

Keyword(s):

Performance Analysis ◽

Latency Insensitive

Download Full-text

A Simple Generalization of Kahn’s Principle to Indeterminate Dataflow Networks

Workshops in Computing - Semantics for Concurrency ◽

10.1007/978-1-4471-3860-0_10 ◽

1990 ◽

pp. 157-174 ◽

Cited By ~ 7

Author(s):

Eugene W. Stark

Keyword(s):

Simple Generalization ◽

Dataflow Networks

Download Full-text

Quantifying the cost and benefit of latency insensitive communication on FPGAs

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays - FPGA '14 ◽

10.1145/2554688.2554786 ◽

2014 ◽

Cited By ~ 7

Author(s):

Kevin E. Murray ◽

Vaughn Betz

Keyword(s):

Cost And Benefit ◽

The Cost ◽

Latency Insensitive

Download Full-text

Throughput optimization for latency-insensitive system with minimal queue insertion

16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011) ◽

10.1109/aspdac.2011.5722257 ◽

2011 ◽

Cited By ~ 1

Author(s):

Juinn-Dar Huang ◽

Yi-Hang Chen ◽

Ya-Chien Ho

Keyword(s):

Throughput Optimization ◽

Latency Insensitive

Download Full-text

A Contract-Based Approach to Scheduling and Verification of Dynamic Dataflow Networks

2018 16th ACM/IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE) ◽

10.1109/memcod.2018.8557004 ◽

2018 ◽

Cited By ~ 2

Author(s):

Jonatan Wiik ◽

Johan Ersfolk ◽

Marina Walden

Keyword(s):

Dataflow Networks

Download Full-text

Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs

Proceedings 21st International Conference on Computer Design ◽

10.1109/iccd.2003.1240952 ◽

2004 ◽

Cited By ~ 54

Author(s):

M. Dall'Osso ◽

G. Biccari ◽

L. Giovannini ◽

D. Bertozzi ◽

L. Benini

Keyword(s):

Network On Chip ◽

On Chip ◽

Latency Insensitive

Download Full-text

Topology-based optimization of maximal sustainable throughput in a latency-insensitive system

2007 44th ACM/IEEE Design Automation Conference ◽

10.1145/1278480.1278586 ◽

2007 ◽

Cited By ~ 3

Author(s):

Rebecca L. Collins ◽

Luca P. Carloni

Keyword(s):

Latency Insensitive

Download Full-text

Throughput enhancement for repetitive internal cores in latency-insensitive systems

IET Computers & Digital Techniques ◽

10.1049/iet-cdt.2011.0064 ◽

2012 ◽

Vol 6 (5) ◽

pp. 342-352 ◽

Cited By ~ 2

Author(s):

M. Zare ◽

S. Hessabi ◽

M. Goudarzi

Keyword(s):

Throughput Enhancement ◽

Latency Insensitive

Download Full-text

Dataflow networks are fibrations

Category Theory and Computer Science - Lecture Notes in Computer Science ◽

10.1007/bfb0013470 ◽

2005 ◽

pp. 261-281 ◽

Cited By ~ 3

Author(s):

Eugene W. Stark

Keyword(s):

Dataflow Networks

Download Full-text