Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs

Author(s):  
M. Dall'Osso ◽  
G. Biccari ◽  
L. Giovannini ◽  
D. Bertozzi ◽  
L. Benini
2014 ◽  
Vol 35 (2) ◽  
pp. 341-346
Author(s):  
Xiao-fu Zheng ◽  
Hua-xi Gu ◽  
Yin-tang Yang ◽  
Zhong-fan Huang

Sign in / Sign up

Export Citation Format

Share Document