Area efficient, high speed parallel counter circuits using charge recycling threshold logic

2003 ◽  
Author(s):  
P. Celinski ◽  
D. Abbott ◽  
S.D. Cotofana
Keyword(s):  
High Speed ◽  
Threshold Logic ◽  
Charge Recycling ◽  
Area Efficient

Low power, high speed, charge recycling CMOS threshold logic gate

2001 ◽  
Vol 37 (17) ◽  
pp. 1067 ◽  
Author(s):  
P. Celinski ◽  
J.F. López ◽  
S. Al-Sarawi ◽  
D. Abbott
Keyword(s):  
Low Power ◽  
High Speed ◽  
Logic Gate ◽  
Threshold Logic ◽  
Charge Recycling

Design of area-efficient high speed 4 × 4 Wallace tree multiplier using quantum-dot cellular automata

2020 ◽  
Author(s):  
A. Arunkumar Gudivada ◽  
K. Jayaram Kumar ◽  
Srinivasa Rao Jajula ◽  
Durga Prasad Siddani ◽  
Praveen Kumar Poola ◽  
...  
Keyword(s):  
Cellular Automata ◽  
Quantum Dot ◽  
High Speed ◽  
Quantum Dot Cellular Automata ◽  
Wallace Tree ◽  
Wallace Tree Multiplier ◽  
Area Efficient

scholarly journals High‐speed and area‐efficient scalable N ‐bit digital comparator

2020 ◽  
Vol 14 (4) ◽  
pp. 450-458
Author(s):  
Piyush Tyagi ◽  
Rishikesh Pandey
Keyword(s):  
High Speed ◽  
Digital Comparator ◽  
Area Efficient
Sign in / Sign up

Export Citation Format

Share Document