Fault Tolerance Implementation within SRAM Based FPGA Design Based upon the Increased Level of Single Event Upset Susceptibility
2016 ◽
Vol E99.A
(6)
◽
pp. 1198-1205
Keyword(s):