scholarly journals Energy efficient and high performance 64-bit Arithmetic Logic Unit using 28nm technology

2015 ◽  
Author(s):  
Shruti Murgai ◽  
Ashutosh Gupta ◽  
Gayathri Muthukrishnan
Keyword(s):  
Energy Efficient ◽  
High Performance ◽  
Arithmetic Logic Unit ◽  
Logic Unit

scholarly journals Design Methodology of a 32-bit Arithmetic Logic Unit with an Adaptive Leaf-cell Based Layout Technique

VLSI Design ◽  
2002 ◽  
Vol 14 (3) ◽  
pp. 249-258 ◽  
Author(s):  
Kiseon Cho ◽  
Minkyu Song
Keyword(s):  
High Performance ◽  
Design Methodology ◽  
Experimental Results ◽  
Cmos Process ◽  
Leaf Cell ◽  
Arithmetic Logic Unit ◽  
Barrel Shifter ◽  
Layout Technique ◽  
Logic Unit

In general, an arithmetic logic unit (ALU) of a DSP core is composed of an adder, multiplier and shifter. In order to obtain a high-performance 32-bit ALU, in this paper, an adaptive leaf-cell based layout technique is proposed. Thus novel architectures of 64-bit adder, 32 × 32-bit multiplier, and 32-bit shifter are proposed. The architecture of the proposed 64-bit adder is based on the conditional select addition with regular adaptive multiplexers. Secondly, novel optimized data compressors with a compound logic are proposed in a 32 × 32-bit multiplier. Finally, a shift algorithm with a pre-mask decoder is proposed for the 32-bit barrel shifter. They have been fabricated with 0.25 μm 1-poly 5-metal CMOS process, and we have obtained desired experimental results.

scholarly journals Reconfigurable modular arithmetic logic unit supporting high-performance RSA and ECC over GF(p)

2007 ◽  
Vol 94 (5) ◽  
pp. 501-514 ◽  
Author(s):  
K. Sakiyama ◽  
N. Mentens ◽  
L. Batina ◽  
B. Preneel ◽  
I. Verbauwhede
Keyword(s):  
High Performance ◽  
Modular Arithmetic ◽  
Arithmetic Logic Unit ◽  
Logic Unit

Challenges And Energy Efficient Techniques For High Performance Wireless Communications

2015 ◽  
Vol 1 (4) ◽  
pp. 1-12
Author(s):  
Chidadala Janardhan ◽  
◽  
Bhagath Pyda ◽  
J. Manohar ◽  
K. V. Ramanaiah ◽  
...  
Keyword(s):  
Wireless Communications ◽  
Energy Efficient ◽  
High Performance

Comparative Analysis of CNTFET and CMOS Logic based Arithmetic Logic Unit

2017 ◽  
Vol 9 (4) ◽  
pp. 04018-1-04018-4
Author(s):  
K. Nehru ◽  
◽  
T. Nagarjuna ◽  
G. Vijay ◽  
◽  
...  
Keyword(s):  
Comparative Analysis ◽  
Arithmetic Logic Unit ◽  
Logic Unit
Sign in / Sign up

Export Citation Format

Share Document