Quaternary High Performance Arithmetic Logic Unit Design

Author(s):  
A.N. Nagamani ◽  
S. Nishchai
VLSI Design ◽  
2002 ◽  
Vol 14 (3) ◽  
pp. 249-258 ◽  
Author(s):  
Kiseon Cho ◽  
Minkyu Song

In general, an arithmetic logic unit (ALU) of a DSP core is composed of an adder, multiplier and shifter. In order to obtain a high-performance 32-bit ALU, in this paper, an adaptive leaf-cell based layout technique is proposed. Thus novel architectures of 64-bit adder, 32 × 32-bit multiplier, and 32-bit shifter are proposed. The architecture of the proposed 64-bit adder is based on the conditional select addition with regular adaptive multiplexers. Secondly, novel optimized data compressors with a compound logic are proposed in a 32 × 32-bit multiplier. Finally, a shift algorithm with a pre-mask decoder is proposed for the 32-bit barrel shifter. They have been fabricated with 0.25 μm 1-poly 5-metal CMOS process, and we have obtained desired experimental results.


2015 ◽  
Vol 128 (6) ◽  
pp. 36-41
Author(s):  
Naman Sharma ◽  
Rajat Sachdeva ◽  
Upanshu Saraswat ◽  
Rajat Yadav ◽  
Gunjeet Kaur

2007 ◽  
Vol 94 (5) ◽  
pp. 501-514 ◽  
Author(s):  
K. Sakiyama ◽  
N. Mentens ◽  
L. Batina ◽  
B. Preneel ◽  
I. Verbauwhede

Sign in / Sign up

Export Citation Format

Share Document