Using internal redundant representations and limited bypass to support pipelined adders and register files

2004 ◽  
Author(s):  
M.D. Brown ◽  
Y.N. Patt
Keyword(s):  
Redundant Representations ◽  
Register Files

Code scheduling for VLIW/superscalar processors with limited register files

1992 ◽  
Vol 23 (1-2) ◽  
pp. 197-201
Author(s):  
Tokuzo Kiyohara ◽  
John C. Gyllenhaal
Keyword(s):  
Superscalar Processors ◽  
Register Files ◽  
Code Scheduling

Area and Timing Estimation in Register Files Using Neural Networks

2012 ◽  
Vol 03 (03) ◽  
pp. 269-277
Author(s):  
Assim Sagahyroon ◽  
Jamal Abdalla
Keyword(s):  
Neural Networks ◽  
Timing Estimation ◽  
Register Files

scholarly journals Low power register files by eliminating redundant read

2014 ◽  
Vol 11 (18) ◽  
pp. 20140774-20140774
Author(s):  
Leiou Wang ◽  
Donghui Wang ◽  
Huan Ying ◽  
Chengpeng Hao
Keyword(s):  
Low Power ◽  
Register Files

Early Register Deallocation Mechanisms Using Checkpointed Register Files

2006 ◽  
Vol 55 (9) ◽  
pp. 1153-1166 ◽  
Author(s):  
O. Ergin ◽  
D. Balkan ◽  
D. Ponomarev ◽  
K. Ghose
Keyword(s):  
Register Files
Sign in / Sign up

Export Citation Format

Share Document