Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign
Keyword(s):
2019 ◽
Vol 9
(8)
◽
pp. 1576-1586
2017 ◽
Vol 36
(1)
◽
pp. 69-82
◽