A Predictable Transactional Memory Architecture with Selective Conflict Resolution for Mixed-Criticality Support in MPSoCs
2016 ◽
2012 ◽
Vol 7
(13)
◽
pp. 215-222
2017 ◽
Vol 73
◽
pp. 42-52
◽