A 3-port Register File Design for Improved Fault Tolerance on Resistive Defects in Core-Cells

2006 ◽  
Author(s):  
Lushan Liu ◽  
Ramalingam Sridhar ◽  
Shambhu Upadhyaya
Keyword(s):  
Fault Tolerance ◽  
Register File ◽  
File Design ◽  
Resistive Defects

Active-Cycle Based Register File Design for Reduced Ports and Energy

2009 ◽  
Vol 31 (2) ◽  
pp. 299-308 ◽  
Author(s):  
Yu-Lai ZHAO ◽  
Xian-Feng LI ◽  
Dong TONG ◽  
Han-Xin SUN ◽  
Jie CHEN ◽  
...  
Keyword(s):  
Register File ◽  
File Design

Performance-centric register file design for GPUs using racetrack memory

2016 ◽  
Author(s):  
Shuo Wang ◽  
Yun Liang ◽  
Chao Zhang ◽  
Xiaolong Xie ◽  
Guangyu Sun ◽  
...  
Keyword(s):  
Register File ◽  
File Design

Power-aware register assignment for large register file design

2011 ◽  
Vol 61 (3) ◽  
pp. 719-742 ◽  
Author(s):  
Wann-Yun Shieh ◽  
Bo-Syun Wang
Keyword(s):  
Register File ◽  
File Design ◽  
Register Assignment

TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors

2015 ◽  
Vol 23 (7) ◽  
pp. 1196-1209 ◽  
Author(s):  
Na Gong ◽  
Jinhui Wang ◽  
Shixiong Jiang ◽  
Ramalingam Sridhar
Keyword(s):  
Register File ◽  
Power Efficient ◽  
File Design

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design

2020 ◽  
Vol 39 (10) ◽  
pp. 2396-2409
Author(s):  
Quan Deng ◽  
Youtao Zhang ◽  
Zhenyu Zhao ◽  
Shuzheng Zhang ◽  
Minxuan Zhang ◽  
...  
Keyword(s):  
Register File ◽  
Fine Grained ◽  
File Design
Sign in / Sign up

Export Citation Format

Share Document