A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures

Proceedings of the Design Automation & Test in Europe Conference ◽

10.1109/date.2006.243737 ◽

2006 ◽

Cited By ~ 2

Author(s):

Minwook Ahn ◽

J.W. Yoon ◽

Yunheung Paek ◽

Yoonjin Kim ◽

M. Kiemb ◽

...

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures ◽

Spatial Mapping ◽

Mapping Algorithm

Download Full-text

A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2008.2001746 ◽

2009 ◽

Vol 17 (11) ◽

pp. 1565-1578 ◽

Cited By ~ 22

Author(s):

J.W. Yoon ◽

A. Shrivastava ◽

Sanghyun Park ◽

Minwook Ahn ◽

Yunheung Paek

Keyword(s):

Graph Drawing ◽

Coarse Grained ◽

Reconfigurable Architectures ◽

Spatial Mapping ◽

Mapping Algorithm

Download Full-text

GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2020.3009225 ◽

2020 ◽

Vol 28 (11) ◽

pp. 2383-2396

Author(s):

Takuya Kojima ◽

Nguyen Anh Vu Doan ◽

Hideharu Amano

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures ◽

Spatial Mapping ◽

Algorithmic Approach

Download Full-text

Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2014.2371854 ◽

2015 ◽

Vol 23 (11) ◽

pp. 2581-2594 ◽

Cited By ~ 6

Author(s):

Dajiang Liu ◽

Shouyi Yin ◽

Yu Peng ◽

Leibo Liu ◽

Shaojun Wei

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures ◽

Spatial Mapping ◽

Nested Loop

Download Full-text

A Graph-Based Spatial Mapping Algorithm for a Coarse Grained Reconfigurable Architecture Template

Informatics in Control, Automation and Robotics - Lecture Notes in Electrical Engineering ◽

10.1007/978-3-642-25992-0_89 ◽

2011 ◽

pp. 669-678 ◽

Cited By ~ 1

Author(s):

Lu Ma ◽

Wei Ge ◽

Zhi Qi

Keyword(s):

Reconfigurable Architecture ◽

Coarse Grained ◽

Spatial Mapping ◽

Mapping Algorithm

Download Full-text

Reconvering faulty Non-volatile Flip Flops for Coarse-Grained Reconfigurable Architectures

IEICE Transactions on Electronics ◽

10.1587/transele.2020lhp0002 ◽

2020 ◽

Author(s):

Takeharu IKEZOE ◽

Takuya KOJIMA ◽

Hideharu AMANO

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures

Download Full-text

High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2011.2161217 ◽

2011 ◽

Vol 30 (11) ◽

pp. 1599-1609 ◽

Cited By ~ 22

Author(s):

Yongjoo Kim ◽

Jongeun Lee ◽

A. Shrivastava ◽

J. W. Yoon ◽

Doosan Cho ◽

...

Keyword(s):

High Throughput ◽

Coarse Grained ◽

Reconfigurable Architectures ◽

Data Mapping ◽

High Throughput Data

Download Full-text

Low-Cost TMR for Fault-Tolerance on Coarse-Grained Reconfigurable Architectures

2011 International Conference on Reconfigurable Computing and FPGAs ◽

10.1109/reconfig.2011.57 ◽

2011 ◽

Cited By ~ 12

Author(s):

Thomas Schweizer ◽

Philipp Schlicker ◽

Sven Eisenhardt ◽

Tommy Kuhn ◽

Wolfgang Rosenstiel

Keyword(s):

Fault Tolerance ◽

Low Cost ◽

Coarse Grained ◽

Reconfigurable Architectures

Download Full-text

Memory Partitioning Algorithm for Modulo Scheduling on Coarse-Grained Reconfigurable Architectures

10.22323/1.259.0072 ◽

2015 ◽

Author(s):

Yuli Dai

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures ◽

Modulo Scheduling ◽

Partitioning Algorithm

Download Full-text

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

Proceedings of the 17th international conference on Parallel architectures and compilation techniques - PACT '08 ◽

10.1145/1454115.1454140 ◽

2008 ◽

Cited By ~ 108

Author(s):

Hyunchul Park ◽

Kevin Fan ◽

Scott A. Mahlke ◽

Taewook Oh ◽

Heeseok Kim ◽

...

Keyword(s):

Coarse Grained ◽

Reconfigurable Architectures ◽

Modulo Scheduling

Download Full-text

A Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures

Communications in Computer and Information Science - Computer Engineering and Technology ◽

10.1007/978-3-642-35898-2_25 ◽

2013 ◽

pp. 231-241

Author(s):

Ziyu Yang ◽

Ming Yan ◽

Dawei Wang ◽

Sikun Li

Keyword(s):

Graph Model ◽

Coarse Grained ◽

Reconfigurable Architectures

Download Full-text