An On-Line Timing Error Detection Method for Silicon Debug
DRAM-Based Error Detection Method to Reduce the Post-Silicon Debug Time for Multiple Identical Cores
2017 ◽
Vol 66
(9)
◽
pp. 1504-1517
◽
2017 ◽
Vol 66
(1)
◽
pp. 38-44
◽
Keyword(s):