A novel glitch reduction circuitry for binary-weighted DAC
Keyword(s):
2017 ◽
Vol 32
(7)
◽
pp. 548-552
2016 ◽
Vol 5
(4)
◽
pp. 315-322
2009 ◽
Vol 56
(9)
◽
pp. 699-703
◽
2008 ◽
Vol 15
(05)
◽
pp. 425-440
◽
Keyword(s):