Asymmetric dual-gate multi-fin keeper bias options and optimization for low power and robust FinFET domino logic
Keyword(s):
2008 ◽
Vol 16
(5)
◽
pp. 594-598
◽