Built-in test sequence generation for synchronous sequential circuits based on loading and expansion of input sequences using single and multiple fault detection times

2002 ◽  
Vol 51 (4) ◽  
pp. 409-419 ◽  
Author(s):  
I. Pomeranz ◽  
S.M. Reddy
Sign in / Sign up

Export Citation Format

Share Document