Scalable hardware priority queue architectures for high-speed packet switches
2000 ◽
Vol 49
(11)
◽
pp. 1215-1227
◽