On-chip testing techniques for RF wireless transceiver systems and components

2011 ◽  
pp. 309-346
Author(s):  
Alberto Valdes-Garcia ◽  
Jose Silva-Martinez ◽  
Edgar Sanchez-Sinencio
Keyword(s):  
Wireless Transceiver ◽  
Testing Techniques ◽  
Rf Wireless ◽  
Chip Testing ◽  
On Chip

On-Chip Testing Techniques for RF Wireless Transceivers

2006 ◽  
Vol 23 (4) ◽  
pp. 268-277 ◽  
Author(s):  
A. Valdes-Garcia ◽  
J. SiIva-Martinez ◽  
E. Sanchez-Sinencio
Keyword(s):  
Wireless Transceivers ◽  
Testing Techniques ◽  
Rf Wireless ◽  
Chip Testing ◽  
On Chip

scholarly journals A Stochastic Model to Describe the Scattering in the Response of Polysilicon MEMS

2021 ◽  
Vol 2 (1) ◽  
pp. 95
Author(s):  
Luca Dassi ◽  
Marco Merola ◽  
Eleonora Riva ◽  
Angelo Santalucia ◽  
Andrea Venturelli ◽  
...  
Keyword(s):  
Silicon Film ◽  
Micro Fabrication ◽  
Micro Electro Mechanical Systems ◽  
Local Fluctuations ◽  
Stochastic Framework ◽  
On Line ◽  
Chip Testing ◽  
On Chip ◽  
Time Required ◽  
Polycrystalline Silicon Film

The current miniaturization trend in the market of inertial microsystems is leading to movable device parts with sizes comparable to the characteristic length-scale of the polycrystalline silicon film morphology. The relevant output of micro electro-mechanical systems (MEMS) is thus more and more affected by a scattering, induced by features resulting from the micro-fabrication process. We recently proposed an on-chip testing device, specifically designed to enhance the aforementioned scattering in compliance with fabrication constraints. We proved that the experimentally measured scattering cannot be described by allowing only for the morphology-affected mechanical properties of the silicon films, and etch defects must be properly accounted for too. In this work, we discuss a fully stochastic framework allowing for the local fluctuations of the stiffness and of the etch-affected geometry of the silicon film. The provided semi-analytical solution is shown to catch efficiently the measured scattering in the C-V plots collected through the test structure. This approach opens up the possibility to learn on-line specific features of the devices, and to reduce the time required for their calibration.

MEMS Structures for On-chip Testing of Mechanical and Surface Properties of Thin Films

2003 ◽  
pp. 325-356 ◽  
Author(s):  
R. Ballarini ◽  
H. Kahn ◽  
A.H. Heuer ◽  
M.P. De Boer ◽  
M.T. Dugger
Keyword(s):  
Thin Films ◽  
Surface Properties ◽  
Chip Testing ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document