Efficient test cost reduction procedure for parallel-serial scan circuits
Keyword(s):
Keyword(s):
Keyword(s):