Low-power logic synthesis algorithm using multiple partitioning under delay constraints
2018 ◽
Vol 30
(8)
◽
pp. 1579
2008 ◽
Vol 29
(10)
◽
pp. 1094-1097
◽
Keyword(s):