MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
1997 ◽
Vol 48
(4)
◽
pp. 451-452
◽
1990 ◽
Vol 137
(3)
◽
pp. 225
◽
Keyword(s):
Keyword(s):
Keyword(s):