Current-density centric logical effort delay model for high-speed current-mode logic circuits

2011 ◽  
Vol 47 (16) ◽  
pp. 906 ◽  
Author(s):  
Y. Hu ◽  
R. Bashirullah
1996 ◽  
Vol 31 (8) ◽  
pp. 1165-1169 ◽  
Author(s):  
A. Bellaouar ◽  
H. Touzene

Sign in / Sign up

Export Citation Format

Share Document