Current-density centric logical effort delay model for high-speed current-mode logic circuits
Keyword(s):
Keyword(s):
1996 ◽
Vol 31
(8)
◽
pp. 1165-1169
◽
2013 ◽
Vol 5
(1)
◽
pp. 702-710
2012 ◽
Vol 4
(22)
◽
pp. 27-36
Keyword(s):
Keyword(s):
2006 ◽
Vol 53
(11)
◽
pp. 1165-1169
◽