A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Chifeng Wang; Wen-Hsiang Hu; Nader Bagherzadeh

doi:10.1016/j.micpro.2011.10.002

A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Microprocessors and Microsystems ◽

10.1016/j.micpro.2011.10.002 ◽

2012 ◽

Vol 36 (7) ◽

pp. 555-570 ◽

Cited By ~ 14

Author(s):

Chifeng Wang ◽

Wen-Hsiang Hu ◽

Nader Bagherzadeh

Keyword(s):

Wireless Network ◽

Network On Chip ◽

Chip Design ◽

On Chip ◽

Congestion Aware ◽

Load Balanced

Download Full-text

A load-balanced congestion-aware routing algorithm based on time interval in wireless network-on-chip

Journal of Ambient Intelligence and Humanized Computing ◽

10.1007/s12652-018-1020-z ◽

2018 ◽

Vol 10 (7) ◽

pp. 2869-2882 ◽

Cited By ~ 4

Author(s):

Shokoofeh Mikaeeli Mamaghani ◽

Mohammad Ali Jabraeil Jamali

Keyword(s):

Wireless Network ◽

Routing Algorithm ◽

Network On Chip ◽

Time Interval ◽

On Chip ◽

Congestion Aware ◽

Load Balanced

Download Full-text

Architecting a Congestion Pre-avoidance and Load-balanced Wireless Network-on-Chip

Journal of Parallel and Distributed Computing ◽

10.1016/j.jpdc.2021.12.003 ◽

2021 ◽

Author(s):

Chenglong Sun ◽

Yiming Ouyang ◽

Huaguo Liang

Keyword(s):

Wireless Network ◽

Network On Chip ◽

On Chip ◽

Load Balanced

Download Full-text

Congestion-aware wireless network-on-chip for high-speed communication

Automatika ◽

10.1080/00051144.2019.1674511 ◽

2019 ◽

Vol 61 (1) ◽

pp. 92-98

Author(s):

M. Devanathan ◽

V. Ranganathan ◽

P. Sivakumar

Keyword(s):

Wireless Network ◽

High Speed ◽

Network On Chip ◽

On Chip ◽

Congestion Aware

Download Full-text

A design flow for an optimized congestion-aware application-specific wireless network-on-chip architecture

Future Generation Computer Systems ◽

10.1016/j.future.2020.01.001 ◽

2020 ◽

Vol 106 ◽

pp. 234-249

Author(s):

Abbas Dehghani

Keyword(s):

Wireless Network ◽

Network On Chip ◽

Design Flow ◽

On Chip ◽

Application Specific ◽

Congestion Aware

Download Full-text

Wireless network-on-chip: a new era in multi-core chip design

2014 25nd IEEE International Symposium on Rapid System Prototyping ◽

10.1109/rsp.2014.6966893 ◽

2014 ◽

Cited By ~ 4

Author(s):

Sujay Deb ◽

Hemanta Mondal

Keyword(s):

Wireless Network ◽

Network On Chip ◽

Chip Design ◽

New Era ◽

On Chip

Download Full-text

Towards reliability and performance-aware Wireless Network-on-Chip design

2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) ◽

10.1109/dft.2015.7315163 ◽

2015 ◽

Cited By ~ 2

Author(s):

Michael Opoku Agyeman ◽

Kin-Fai Tong ◽

Terrence Mak

Keyword(s):

Wireless Network ◽

Network On Chip ◽

Chip Design ◽

And Performance ◽

On Chip

Download Full-text

An adaptive congestion-aware routing algorithm based on network load for wireless routers in wireless network-on-chip

AEU - International Journal of Electronics and Communications ◽

10.1016/j.aeue.2018.09.043 ◽

2018 ◽

Vol 97 ◽

pp. 25-37 ◽

Cited By ~ 2

Author(s):

Shokoofeh Mikaeeli Mamaghani ◽

Mohammad Ali Jabraeil Jamali

Keyword(s):

Wireless Network ◽

Routing Algorithm ◽

Network On Chip ◽

Network Load ◽

On Chip ◽

Congestion Aware

Download Full-text

LAWI: A load balanced architecture for wireless network on chip

2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI) ◽

10.1109/icacci.2016.7732071 ◽

2016 ◽

Author(s):

Priyanka Mitra

Keyword(s):

Wireless Network ◽

Network On Chip ◽

On Chip ◽

Load Balanced

Download Full-text

A Wireless Network-on-Chip Design for Multicore Platforms

2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing ◽

10.1109/pdp.2011.37 ◽

2011 ◽

Cited By ~ 41

Author(s):

Chifeng Wang ◽

Wen-Hsiang Hu ◽

Nader Bagherzadeh

Keyword(s):

Wireless Network ◽

Network On Chip ◽

Chip Design ◽

Multicore Platforms ◽

On Chip

Download Full-text

A congestion-aware routing algorithm for simplified mesh-of-tree architecture in network-on-chip designs

Artificial Intelligence and Industrial Application ◽

10.2495/aiia140551 ◽

2015 ◽

Author(s):

J. Fang ◽

L. Yu ◽

Z. Y. Leng

Keyword(s):

Routing Algorithm ◽

Network On Chip ◽

Tree Architecture ◽

On Chip ◽

Congestion Aware

Download Full-text