Design of a performance enhanced and power reduced dual-crossbar Network-on-Chip (NoC) architecture

2011 ◽  
Vol 35 (2) ◽  
pp. 110-118 ◽  
Author(s):  
Yixuan Zhang ◽  
Randy Morris ◽  
Avinash K. Kodi
Keyword(s):  
Network On Chip ◽  
On Chip ◽  
Crossbar Network ◽  
A Performance

scholarly journals A Performance Enhanced Dual-switch Network-on-chip Architecture

2015 ◽  
Vol 8 (0) ◽  
pp. 85-94 ◽  
Author(s):  
Lian Zeng ◽  
Xin Jiang ◽  
Takahiro Watanabe
Keyword(s):  
Network On Chip ◽  
On Chip ◽  
A Performance

Design and implementation of a network on chip-based simulator: a performance study

2014 ◽  
Vol 9 (1/2) ◽  
pp. 95 ◽  
Author(s):  
V. Sanju ◽  
C. Koushika ◽  
R. Sharmili ◽  
Niranjan Chiplunkar ◽  
M. Khalid
Keyword(s):  
Network On Chip ◽  
Performance Study ◽  
Design And Implementation ◽  
On Chip ◽  
A Performance

A Performance Model for Network-on-Chip Wormhole Routers

2012 ◽  
Vol 7 (1) ◽  
Author(s):  
Youhui Zhang ◽  
Xiaoguo Dong ◽  
Siqing Gan ◽  
Weimin Zheng
Keyword(s):  
Network On Chip ◽  
Performance Model ◽  
On Chip ◽  
A Performance
Sign in / Sign up

Export Citation Format

Share Document