An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors
2006 ◽
pp. 588-594
◽
2019 ◽
Vol 43
(3)
◽
pp. 229-232
◽
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):