13.2: Equalizer and Clock/Data Recovery Circuits in SDICs for Intra‐Panel Interface

2019 ◽  
Vol 50 (S1) ◽  
pp. 126-129
Author(s):  
Zhengcai Qin
Keyword(s):  
Data Recovery ◽  
Clock Data Recovery

A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit

2002 ◽  
Vol 37 (12) ◽  
pp. 1822-1830 ◽  
Author(s):  
Sang-Hyun Lee ◽  
Moon-Sang Hwang ◽  
Youngdon Choi ◽  
Sungjoon Kim ◽  
Yongsam Moon ◽  
...  
Keyword(s):  
Variable Interval ◽  
Data Recovery ◽  
Clock Data Recovery

A 0.5 to 1.7 Gbps PI-CDR with a Wide Frequency-Tracking Range

2017 ◽  
Vol 27 (04) ◽  
pp. 1850064
Author(s):  
Tianyi Li ◽  
Xiaodong Xu ◽  
Tao Yin ◽  
Fubin Xin ◽  
Wei Li ◽  
...  
Keyword(s):  
Data Recovery ◽  
Frequency Range ◽  
Control Logic ◽  
Test Chip ◽  
Silicon Area ◽  
Frequency Tracking ◽  
Clock Data Recovery ◽  
Phase Interpolator ◽  
Phase Interpolation ◽  
Tracking Range

This paper proposes a continuous-rate clock-data-recovery (CDR) circuit that covers a data rate range of 500[Formula: see text]Mbps to 1.7[Formula: see text]Gbps. The proposed CDR is based on the phase interpolation principle and implemented in 130[Formula: see text]nm CMOS. The design utilizes digital voter and phase control logic instead of analog charge pump and filter, which facilitates migration among different technologies. To avoid the phase interpolator (PI) getting into the nonlinear region, multiple modes are selected to limit the frequency range of the sampling clock within 500[Formula: see text]MHz to 1[Formula: see text]GHz. A 5[Formula: see text]mm2 test chip is fabricated, where the CDR core occupies 0.359[Formula: see text]mm2 of silicon area. The PI achieves a resolution of 7 bits and a good linearity of 0.9955. The proposed CDR also achieves a BER less than 10[Formula: see text] and has a frequency tracking range of [Formula: see text][Formula: see text]ppm. The power consumed by the proposed CDR is 32.6[Formula: see text]mW/Gbps.

Sign in / Sign up

Export Citation Format

Share Document