A Defect-Aware Reconfigurable Cache Architecture for Low-Vccmin DVFS-Enabled Systems

2015 ◽  
Author(s):  
Michail Mavropoulos ◽  
Georgios Keramidas ◽  
Dimitris Nikolos
Keyword(s):  
Cache Architecture ◽  
Reconfigurable Cache

scholarly journals RC-RNN: Reconfigurable Cache Architecture for Storage Systems Using Recurrent Neural Networks

2021 ◽  
pp. 1-1
Author(s):  
Shahriar Ebrahimi ◽  
Reza Salkhordeh ◽  
Seyed Ali Osia ◽  
Ali Taheri ◽  
Hamid R. Rabiee ◽  
...  
Keyword(s):  
Neural Networks ◽  
Recurrent Neural Networks ◽  
Storage Systems ◽  
Cache Architecture ◽  
Reconfigurable Cache

scholarly journals Decision Tree-Based Adaptive Reconfigurable Cache Scheme

Algorithms ◽  
2021 ◽  
Vol 14 (6) ◽  
pp. 176
Author(s):  
Wei Zhu ◽  
Xiaoyang Zeng
Keyword(s):  
Decision Tree ◽  
Adaptive Algorithms ◽  
Memory Access ◽  
Access Time ◽  
Decision Tree Algorithm ◽  
Verilog Hdl ◽  
Tree Model ◽  
Cache Associativity ◽  
Cache Scheme ◽  
Reconfigurable Cache

Applications have different preferences for caches, sometimes even within the different running phases. Caches with fixed parameters may compromise the performance of a system. To solve this problem, we propose a real-time adaptive reconfigurable cache based on the decision tree algorithm, which can optimize the average memory access time of cache without modifying the cache coherent protocol. By monitoring the application running state, the cache associativity is periodically tuned to the optimal cache associativity, which is determined by the decision tree model. This paper implements the proposed decision tree-based adaptive reconfigurable cache in the GEM5 simulator and designs the key modules using Verilog HDL. The simulation results show that the proposed decision tree-based adaptive reconfigurable cache reduces the average memory access time compared with other adaptive algorithms.

Sign in / Sign up

Export Citation Format

Share Document