Highly Energy-Efficient On-Chip Pulsed-Current-Mode Transmission Line Interconnect

Solid State Circuits Technologies ◽

10.5772/6884 ◽

2010 ◽

Cited By ~ 2

Author(s):

Tomoaki Maekawa ◽

Shuhei Amakawa ◽

Hiroyuki Ito ◽

Noboru Ishihara ◽

Kazuya Masu

Keyword(s):

Transmission Line ◽

Energy Efficient ◽

Current Mode ◽

Pulsed Current ◽

On Chip

Download Full-text

An 8Gbps 2.5mW on-chip pulsed-current-mode transmission line interconnect with a stacked-switch Tx

ESSCIRC 2008 - 34th European Solid-State Circuits Conference ◽

10.1109/esscirc.2008.4681895 ◽

2008 ◽

Cited By ~ 3

Author(s):

Tomoaki Maekawa ◽

Hiroyuki Ito ◽

Kazuya Masu

Keyword(s):

Transmission Line ◽

Current Mode ◽

Pulsed Current ◽

On Chip

Download Full-text

Carbon Nanotube Based Delay Model for High Speed Energy Efficient on Chip Data Transmission Using: Current Mode Technique

Electrical and Electronics Engineering An International Journal ◽

10.14810/elelij.2014.3404 ◽

2014 ◽

Vol 3 (4) ◽

pp. 31-46

Author(s):

Sunil Jadav ◽

Munish Vashistah ◽

Rajeevan Chandel

Keyword(s):

Carbon Nanotube ◽

Data Transmission ◽

Energy Efficient ◽

High Speed ◽

Current Mode ◽

Delay Model ◽

Chip Data ◽

On Chip ◽

Mode Technique

Download Full-text

An Energy-efficient Multi-bit Quaternary Current-mode Signaling for On-chip Interconnects

2007 IEEE Custom Integrated Circuits Conference ◽

10.1109/cicc.2007.4405738 ◽

2007 ◽

Cited By ~ 7

Author(s):

V. Venkatraman ◽

W. Burleson

Keyword(s):

Energy Efficient ◽

Current Mode ◽

On Chip

Download Full-text

Near speed-of-light on-chip interconnects using pulsed current-mode signalling

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005. ◽

10.1109/vlsic.2005.1469345 ◽

2005 ◽

Cited By ~ 30

Author(s):

A.P. Jose ◽

G. Patounakis ◽

K.L. Shepard

Keyword(s):

Current Mode ◽

Pulsed Current ◽

Speed Of Light ◽

On Chip

Download Full-text

Design of an Energy-Efficient Ternary Current-Mode Intra-Chip Communication Link for an Asynchronous Network-on-Chip

IEICE Transactions on Information and Systems ◽

10.1587/transinf.2013lop0024 ◽

2014 ◽

Vol E97.D (9) ◽

pp. 2304-2311 ◽

Cited By ~ 2

Author(s):

Akira MOCHIZUKI ◽

Hirokatsu SHIRAHAMA ◽

Yuma WATANABE ◽

Takahiro HANYU

Keyword(s):

Energy Efficient ◽

Current Mode ◽

Network On Chip ◽

Communication Link ◽

Asynchronous Network ◽

On Chip

Download Full-text

An Energy-efficient Multi-core Restricted Boltzmann Machine Processor with On-chip Bio-plausible Learning and Reconfigurable Sparsity

2020 IEEE Asian Solid-State Circuits Conference (A-SSCC) ◽

10.1109/a-sscc48613.2020.9336135 ◽

2020 ◽

Author(s):

Jiajun Wu ◽

Xuan Huang ◽

Le Yang ◽

Liang Wang ◽

Jipeng Wang ◽

...

Keyword(s):

Energy Efficient ◽

Restricted Boltzmann Machine ◽

Boltzmann Machine ◽

On Chip

Download Full-text

A Crossbar Array of Analog-Digital-Hybrid Volatile Memory Synapse Cells for Energy-Efficient On-Chip Learning

2021 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas51556.2021.9401530 ◽

2021 ◽

Author(s):

Janak Sharda ◽

Ritvik Sharma ◽

Debanjan Bhowmik

Keyword(s):

Energy Efficient ◽

Crossbar Array ◽

Volatile Memory ◽

On Chip

Download Full-text

On-chip monitoring and compensation scheme with fine-grain body biasing for robust and energy-efficient operations

2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC) ◽

10.1109/aspdac.2016.7428045 ◽

2016 ◽

Cited By ~ 2

Author(s):

A.K.M. Mahfuzul Islam ◽

Hidetoshi Onodera

Keyword(s):

Energy Efficient ◽

Compensation Scheme ◽

Fine Grain ◽

Body Biasing ◽

On Chip

Download Full-text

Close form delay model for on chip signalling with resistive load termination using: Current mode technique

2014 9th International Conference on Industrial and Information Systems (ICIIS) ◽

10.1109/iciinfs.2014.7036581 ◽

2014 ◽

Author(s):

Sunil Jadav ◽

Munish Vashishth ◽

Rajeevan Chandel

Keyword(s):

Current Mode ◽

Resistive Load ◽

Delay Model ◽

On Chip ◽

Close Form ◽

Mode Technique

Download Full-text

Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures

2010 IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2010.60 ◽

2010 ◽

Cited By ~ 2

Author(s):

Iasonas Filippopoulos ◽

Iraklis Anagnostopoulos ◽

Alexandros Bartzas ◽

Dimitrios Soudris ◽

George Economakos

Keyword(s):

Energy Efficient ◽

Network On Chip ◽

Systematic Exploration ◽

On Chip ◽

Application Specific

Download Full-text