FPGA-VHDL implementation of Pipelined Square root Circuit for VLSI Signal Processing Applications
2016 ◽
Vol 142
(5)
◽
pp. 20-24
◽
Keyword(s):