scholarly journals Design and Verification of SDRAM Controller Based on FPGA

2020 ◽  
Vol 08 (07) ◽  
pp. 14-22
Author(s):  
Song Won Kil ◽  
Dong Ho Kim ◽  
Hyo Il Ri
Keyword(s):  
Author(s):  
Chan Boon Cheng ◽  
Asral Bahari Jambek

The implementation of a camera system with a field programmable gate array (FPGA) is an important step within research towards constructing a video processing architecture design based on FPGA. This paper presents the design and implementation of a camera system using the Nios II soft-core embedded processor from Altera. The proposed camera system is a flexible platform for the implementation of other systems such as image processing and video processing. The system architecture is designed using the Quartus II SOPC Builder System and implemented on an Altera DE2-70 development platform. The image or video is captured using a Terasic TRDB-D5M camera and stored into two different synchronous dynamic random access memories (SDRAM) using an SDRAM Controller. The specifications of the Terasic TRDB-D5M and SDRAM are examined to confirm that the recorded and stored data match. The results of this experiment show that the system is able to record and store data correctly into SDRAM. The data in the SDRAM correctly displays the recorded image on a VGA monitor.


2011 ◽  
Vol 403-408 ◽  
pp. 2107-2110
Author(s):  
Pei Jun Ma ◽  
Yu Jia Peng ◽  
Kang Li ◽  
Jiang Yi Shi ◽  
Qing Guang

An application to improve the performance of Multi-Core shared memory based on network processing is described in this paper. In order to get more instructions with address relevancy, the function of chain is applied on the design of SDRAM controller. The application of chain needs to rely on the design of arbitration and command control logic. Firstly, the algorithm of the arbitration is adapted to ensure the function of chain bit. Secondly the command control logic is also optimized to support addressing SDRAM memory efficiently. The verified results show that the efficiency of the SDRAM memory can be improved nearly 47.4% after exploiting more instructions with address relevancy.


Author(s):  
Venkatesh Vutukuri ◽  
Vijaya Bhaskar Adusumilli ◽  
Pavan Kumar Uppu ◽  
Swasthik Varsa ◽  
Ravi Kumar Thummala
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document