scholarly journals Data Intelligent Low Power High Performance TCAM for IP-Address Lookup Table

2016 ◽  
Vol 07 (11) ◽  
pp. 3734-3745 ◽  
Author(s):  
K. Mathan ◽  
T. Ravichandran
Keyword(s):  
Low Power ◽  
High Performance ◽  
Lookup Table ◽  
Ip Address ◽  
Ip Address Lookup

scholarly journals Vectored-Bloom Filter for IP Address Lookup: Algorithm and Hardware Architectures

2019 ◽  
Vol 9 (21) ◽  
pp. 4621 ◽  
Author(s):  
Hayoung Byun ◽  
Qingling Li ◽  
Hyesook Lim
Keyword(s):  
High Speed ◽  
High Performance ◽  
Hash Table ◽  
Bloom Filter ◽  
Ip Address ◽  
Behavior Simulation ◽  
Field Programmable ◽  
Ip Address Lookup ◽  
Flexible Architecture ◽  
Timing Simulation

The Internet Protocol (IP) address lookup is one of the most challenging tasks for Internet routers, since it requires to perform packet forwarding at wire-speed for tens of millions of incomming packets per second. Efficient IP address lookup algorithms have been widely studied to satisfy this requirement. Among them, Bloom filter-based approach is attractive in providing high performance. This paper proposes a high-speed and flexible architecture based on a vectored-Bloom filter (VBF), which is a space-efficient data structure that can be stored in a fast on-chip memory. An off-chip hash table is infrequently accessed, only when the VBF fails to provide address lookup results. The proposed architecture has been evaluated through both a behavior simulation with C language and a timing simulation with Verilog. The hardware implementation result shows that the proposed architecture can achieve the throughput of 5 million packets per second in a field programmable gate array (FPGA) operated at 100 MHz.

A large-scale and low-power CAM architecture featuring a one-hot-spot block code for IP-address lookup in a network router

2005 ◽  
Vol 40 (4) ◽  
pp. 853-861 ◽  
Author(s):  
S. Hanzawa ◽  
T. Sakata ◽  
K. Kajigaya ◽  
R. Takemura ◽  
T. Kawahara
Keyword(s):  
Low Power ◽  
Large Scale ◽  
Hot Spot ◽  
Block Code ◽  
Ip Address ◽  
Ip Address Lookup ◽  
Network Router

Efficient Instruction and Data Caching for High Performance Embedded Processors

1970 ◽  
pp. 9
Author(s):  
A. Ferrerón Labari ◽  
D. Suárez Gracia ◽  
V. Viñals Yúfera
Keyword(s):  
Embedded Systems ◽  
Power Consumption ◽  
Low Power ◽  
Interconnection Networks ◽  
High Performance ◽  
Critical Issue ◽  
Content Management ◽  
Structure Design ◽  
Portable Devices ◽  
On Chip

In the last years, embedded systems have evolved so that they offer capabilities we could only find before in high performance systems. Portable devices already have multiprocessors on-chip (such as PowerPC 476FP or ARM Cortex A9 MP), usually multi-threaded, and a powerful multi-level cache memory hierarchy on-chip. As most of these systems are battery-powered, the power consumption becomes a critical issue. Achieving high performance and low power consumption is a high complexity challenge where some proposals have been already made. Suarez et al. proposed a new cache hierarchy on-chip, the LP-NUCA (Low Power NUCA), which is able to reduce the access latency taking advantage of NUCA (Non-Uniform Cache Architectures) properties. The key points are decoupling the functionality, and utilizing three specialized networks on-chip. This structure has been proved to be efficient for data hierarchies, achieving a good performance and reducing the energy consumption. On the other hand, instruction caches have different requirements and characteristics than data caches, contradicting the low-power embedded systems requirements, especially in SMT (simultaneous multi-threading) environments. We want to study the benefits of utilizing small tiled caches for the instruction hierarchy, so we propose a new design, ID-LP-NUCAs. Thus, we need to re-evaluate completely our previous design in terms of structure design, interconnection networks (including topologies, flow control and routing), content management (with special interest in hardware/software content allocation policies), and structure sharing. In CMP environments (chip multiprocessors) with parallel workloads, coherence plays an important role, and must be taken into consideration.

High-Performance and Low-Power Full Color Reflective LCD for New Applications

2019 ◽  
pp. 1411
Author(s):  
Hiroyuki Hakoi ◽  
Ming Ni ◽  
Junichi Hashimoto ◽  
Takashi Sato ◽  
Shinji Shimada ◽  
...  
Keyword(s):  
Low Power ◽  
High Performance ◽  
Full Color ◽  
New Applications

Performance Analysis of Various Multipliers Using 8T-full Adder with 180nm Technology

2020 ◽  
Vol 13 (6) ◽  
pp. 864-870
Author(s):  
Sai Venkatramana Prasada G.S ◽  
G. Seshikala ◽  
S. Niranjana
Keyword(s):  
Low Power ◽  
Power Dissipation ◽  
High Speed ◽  
High Performance ◽  
Full Adder ◽  
Fundamental Operation ◽  
Wallace Tree ◽  
Power Delay Product ◽  
The Comparative Study ◽  
Wallace Tree Multiplier

Background: This paper presents the comparative study of power dissipation, delay and power delay product (PDP) of different full adders and multiplier designs. Methods: Full adder is the fundamental operation for any processors, DSP architectures and VLSI systems. Here ten different full adder structures were analyzed for their best performance using a Mentor Graphics tool with 180nm technology. Results: From the analysis result high performance full adder is extracted for further higher level designs. 8T full adder exhibits high speed, low power delay and low power delay product and hence it is considered to construct four different multiplier designs, such as Array multiplier, Baugh Wooley multiplier, Braun multiplier and Wallace Tree multiplier. These different structures of multipliers were designed using 8T full adder and simulated using Mentor Graphics tool in a constant W/L aspect ratio. Conclusion: From the analysis, it is concluded that Wallace Tree multiplier is the high speed multiplier but dissipates comparatively high power. Baugh Wooley multiplier dissipates less power but exhibits more time delay and low PDP.

scholarly journals Optimization of a Low-Power Chemoresistive Gas Sensor: Predictive Thermal Modelling and Mechanical Failure Analysis

Sensors ◽  
2021 ◽  
Vol 21 (3) ◽  
pp. 783 ◽  
Author(s):  
Andrea Gaiardo ◽  
David Novel ◽  
Elia Scattolo ◽  
Michele Crivellari ◽  
Antonino Picciotto ◽  
...  
Keyword(s):  
Low Power ◽  
Failure Analysis ◽  
Gas Sensors ◽  
High Performance ◽  
Gas Sensing ◽  
Mechanical Failure ◽  
Sensing Applications ◽  
Theoretical Approaches ◽  
Sensing Material ◽  
Silicon Bulk

The substrate plays a key role in chemoresistive gas sensors. It acts as mechanical support for the sensing material, hosts the heating element and, also, aids the sensing material in signal transduction. In recent years, a significant improvement in the substrate production process has been achieved, thanks to the advances in micro- and nanofabrication for micro-electro-mechanical system (MEMS) technologies. In addition, the use of innovative materials and smaller low-power consumption silicon microheaters led to the development of high-performance gas sensors. Various heater layouts were investigated to optimize the temperature distribution on the membrane, and a suspended membrane configuration was exploited to avoid heat loss by conduction through the silicon bulk. However, there is a lack of comprehensive studies focused on predictive models for the optimization of the thermal and mechanical properties of a microheater. In this work, three microheater layouts in three membrane sizes were developed using the microfabrication process. The performance of these devices was evaluated to predict their thermal and mechanical behaviors by using both experimental and theoretical approaches. Finally, a statistical method was employed to cross-correlate the thermal predictive model and the mechanical failure analysis, aiming at microheater design optimization for gas-sensing applications.

Sign in / Sign up

Export Citation Format

Share Document