SystemVerilog. Unified hardware design, specification, and verification language

Mapping Intimacies ◽

10.3403/30247892 ◽

2011 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

Standard for SystemVerilog. Unified hardware design, specification and verification language

10.3403/30167898u ◽

2015 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

SystemVerilog. Unified Hardware Design, Specification, and Verification Language

10.3403/30435564 ◽

2021 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

SystemVerilog Unified Hardware Design, Specification, and Verification Language

10.1109/ieeestd.2011.5944940 ◽

2011 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

Logic programming applied to hardware design specification and verification

ACM SIGMICRO Newsletter ◽

10.1145/384281.808239 ◽

1984 ◽

Vol 15 (4) ◽

pp. 309-313

Author(s):

Deepinder P. Sidhu

Keyword(s):

Logic Programming ◽

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

10.1109/ieeestd.2009.5354441 ◽

2009 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Ieee Standard ◽

Specification And Verification

Download Full-text

IEC Standard for Systemverilog - Unified Hardware Design, Specification, and Verification Language (Adoption of IEEE Std 1800-2005)

10.1109/ieeestd.2007.4410440 ◽

2005 ◽

Cited By ~ 1

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

10.1109/ieeestd.2018.8299595 ◽

2017 ◽

Cited By ~ 5

Keyword(s):

Hardware Design ◽

Design Specification ◽

Ieee Standard ◽

Specification And Verification

Download Full-text

Standard for SystemVerilog. Unified hardware design, specification and verification language

10.3403/30167898 ◽

2007 ◽

Keyword(s):

Hardware Design ◽

Design Specification ◽

Specification And Verification

Download Full-text

IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

10.1109/ieeestd.2013.6469140 ◽

2012 ◽

Cited By ~ 7

Keyword(s):

Hardware Design ◽

Design Specification ◽

Ieee Standard ◽

Specification And Verification

Download Full-text

IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language

10.1109/ieeestd.2005.97972 ◽

2005 ◽

Cited By ~ 3

Keyword(s):

Hardware Design ◽

Design Specification ◽

Ieee Standard ◽

Specification And Verification

Download Full-text