Analysis of Deblocking Filter for Efficienct Video Coding by Various Multicore Processor Based on Paralliazation

2020 ◽  
Author(s):  
Burgoji santhosh kumar ◽  
Sudhir Kumar Sharma
2013 ◽  
Author(s):  
Pedro P. Carballo ◽  
Omar Espino ◽  
Romén Neris ◽  
Pedro Hernández-Fernández ◽  
Tomasz M. Szydzik ◽  
...  

2016 ◽  
Vol 5 (2) ◽  
pp. 129-142 ◽  
Author(s):  
Khanh Quoc Dinh ◽  
Hiuk Jae Shim ◽  
Byeungwoo Jeon

2013 ◽  
Vol 791-793 ◽  
pp. 1501-1505
Author(s):  
Tao Jia

Due to real-time video decoding requirements, hardware accelerators for video deblocking filtering has gradually become a research hotspot in recent years. Compared with the traditional deblocking filter hardware accelerators which support only single video coding standard, this paper implemented a deblocking filter structure, which filtering algorithm can be configured to support multiple video coding standards; Using SIMD technology to make filtering data fully parallel computing. This structure is a multi-standard deblocking filter accelerator, supports H264, AVS, VP8 to, RealVideo, four kinds of video coding standards. The clock frequency is 200MHz, and it can be used for real-time filtering of multi-standard HD video processing. Deblocking Filter Algorithm


Sign in / Sign up

Export Citation Format

Share Document