Low power techniques on nanometer scale instruction bus and network-on-chip

2004 ◽  
Author(s):  
Siu-Kei Wong
Keyword(s):  
Low Power ◽  
Network On Chip ◽  
Nanometer Scale ◽  
On Chip

Design of R3TOS based reliable low power network on chip

2017 ◽  
Author(s):  
N Poornima ◽  
Seetharaman Gopalakrishnan ◽  
Tughrul Arsalan ◽  
T. N. Prabakar ◽  
M. Santhi
Keyword(s):  
Low Power ◽  
Network On Chip ◽  
Power Network ◽  
On Chip

A low-power wireless-assisted multiple network-on-chip

2018 ◽  
Vol 63 ◽  
pp. 104-115 ◽  
Author(s):  
Mohammad Baharloo ◽  
Ahmad Khonsari
Keyword(s):  
Low Power ◽  
Network On Chip ◽  
Multiple Network ◽  
On Chip

High Speed Low Power Ping Pong Buffering Based Network Interface for Network on Chip

2013 ◽  
Vol 9 (3) ◽  
pp. 322-331 ◽  
Author(s):  
K. Swaminathan ◽  
G. Lakshminarayanan ◽  
Seok-Bum Ko
Keyword(s):  
Low Power ◽  
High Speed ◽  
Network On Chip ◽  
Network Interface ◽  
Ping Pong ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document