Performance prediction for silicon photonics integrated circuits with layout-dependent correlated manufacturing variability
Keyword(s):