scholarly journals Corrigendum to “Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm”

2018 ◽  
Vol 2018 ◽  
pp. 1-1
Author(s):  
O. Ahmed ◽  
S. Areibi ◽  
G. Grewal
Keyword(s):  
Packet Classification ◽  
Classification Algorithm ◽  
Hardware Accelerators

scholarly journals Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm

2013 ◽  
Vol 2013 ◽  
pp. 1-33 ◽  
Author(s):  
O. Ahmed ◽  
S. Areibi ◽  
G. Grewal
Keyword(s):  
Packet Classification ◽  
Classification Algorithm ◽  
Hardware Accelerators ◽  
Instruction Set ◽  
Worst Case ◽  
Hardware Implementations ◽  
Fast Network ◽  
Rule Set ◽  
Application Specific ◽  
Case Classification

Packet classification is a ubiquitous and key building block for many critical network devices. However, it remains as one of the main bottlenecks faced when designing fast network devices. In this paper, we propose a novel Group Based Search packet classification Algorithm (GBSA) that is scalable, fast, and efficient. GBSA consumes an average of 0.4 megabytes of memory for a 10 k rule set. The worst-case classification time per packet is 2 microseconds, and the preprocessing speed is 3 M rules/second based on an Xeon processor operating at 3.4 GHz. When compared with other state-of-the-art classification techniques, the results showed that GBSA outperforms the competition with respect to speed, memory usage, and processing time. Moreover, GBSA is amenable to implementation in hardware. Three different hardware implementations are also presented in this paper including an Application Specific Instruction Set Processor (ASIP) implementation and two pure Register-Transfer Level (RTL) implementations based on Impulse-C and Handel-C flows, respectively. Speedups achieved with these hardware accelerators ranged from 9x to 18x compared with a pure software implementation running on an Xeon processor.

Sign in / Sign up

Export Citation Format

Share Document