(Invited) Spacer Thickness Optimization for FinFET-based Logic and Memories: A Device-Circuit Co-Design Approach
Keyword(s):
Keyword(s):
2018 ◽
Vol 10
(03)
◽