Switch-level delay models for digital MOS VLSI
Keyword(s):
1995 ◽
pp. 255-273
2009 ◽
Vol 26
(2)
◽
pp. 211-220