Algorithms for routing and testing routability of planar VLSI layouts

Author(s):  
C E Leiserson ◽  
F M Maley
Sign in / Sign up

Export Citation Format

Share Document