Reducing the branch penalty by rearranging instructions in a double-width memory

Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV ◽

10.1145/106972.106977 ◽

1991 ◽

Cited By ~ 2

Author(s):

Manolis Katevenis ◽

Nestoras Tzartzanis

Download Full-text