THE VECTOR MULTIPROCESSOR

International Journal of High Speed Computing ◽

10.1142/s0129053300000060 ◽

2000 ◽

Vol 11 (01) ◽

pp. 37-53 ◽

Cited By ~ 1

Author(s):

PAUL N. SWARZTRAUBER

Keyword(s):

Vector Multiprocessor

Download Full-text

Vector and parallel implementation of a 2-D fluid-dynamics code for inertial confinement fusion on an IBM 3090-VF vector multiprocessor

Parallel Computing ◽

10.1201/9781003069522-18 ◽

2020 ◽

pp. 169-180

Author(s):

S. Atzeni

Keyword(s):

Fluid Dynamics ◽

Inertial Confinement Fusion ◽

Parallel Implementation ◽

Inertial Confinement ◽

Confinement Fusion ◽

Vector Multiprocessor

Download Full-text

Efficient FORTRAN implementation of the gaussian elimination and Householder reduction algorithms on the IBM 3090 vector multiprocessor

ESAIM Mathematical Modelling and Numerical Analysis ◽

10.1051/m2an/1989230100631 ◽

1989 ◽

Vol 23 (1) ◽

pp. 63-86 ◽

Cited By ~ 1

Author(s):

P. Carnevali ◽

G. Radicati ◽

Y. Robert ◽

P. Sguazzero

Keyword(s):

Gaussian Elimination ◽

Fortran Implementation ◽

Vector Multiprocessor ◽

Householder Reduction

Download Full-text

Parallel solution of sparse linear systems on a vector multiprocessor computer

10.1109/iscas.1990.112436 ◽

2002 ◽

Cited By ~ 1

Author(s):

P.-Y. Chung ◽

I.N. Hajj

Keyword(s):

Linear Systems ◽

Sparse Linear Systems ◽

Multiprocessor Computer ◽

Parallel Solution ◽

Vector Multiprocessor

Download Full-text

Parallel logic simulation with assignable delays on a vector multiprocessor computer

IEE Proceedings - Circuits Devices and Systems ◽

10.1049/ip-cds:19970746 ◽

1997 ◽

Vol 144 (1) ◽

pp. 5

Author(s):

Y.-H. Jun

Keyword(s):

Logic Simulation ◽

Multiprocessor Computer ◽

Parallel Logic Simulation ◽

Vector Multiprocessor

Download Full-text

IMPLEMENTATION OF AN INTERIOR POINT LP ALGORITHM ON A SHARED-MEMORY VECTOR MULTIPROCESSOR

Computer Science and Operations Research ◽

10.1016/b978-0-08-040806-4.50011-3 ◽

1992 ◽

pp. 87-101 ◽

Cited By ~ 2

Author(s):

MATTHEW J. SALTZMAN

Keyword(s):

Shared Memory ◽

Interior Point ◽

Vector Multiprocessor

Download Full-text

The pgcr method for solving unsymmetric linear systems on a vector multiprocessor

International Journal of Computer Mathematics ◽

10.1080/00207169408804264 ◽

1994 ◽

Vol 51 (1-2) ◽

pp. 37-49

Author(s):

Liu Xing-Ping

Keyword(s):

Linear Systems ◽

Vector Multiprocessor ◽

Unsymmetric Linear Systems

Download Full-text

A vector multiprocessor for real-time multi-user detection in spread-spectrum communication

Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors ◽

10.1109/asap.2000.862389 ◽

2002 ◽

Cited By ~ 1

Author(s):

N. Manjikian

Keyword(s):

Real Time ◽

Spread Spectrum ◽

Spread Spectrum Communication ◽

Vector Multiprocessor

Download Full-text

Optimization of Space Trusses on Vector Multiprocessor

Journal of Aerospace Engineering ◽

10.1061/(asce)0893-1321(1994)7:1(120) ◽

1994 ◽

Vol 7 (1) ◽

pp. 120-126 ◽

Cited By ~ 3

Author(s):

H. Adeli ◽

H. ‐L. Hsu

Keyword(s):

Space Trusses ◽

Vector Multiprocessor

Download Full-text

Parallel processing architecture for the Hitachi S-3800 shared-memory vector multiprocessor

Proceedings of the 7th international conference on Supercomputing - ICS '93 ◽

10.1145/165939.165982 ◽

1993 ◽

Cited By ~ 5

Author(s):

Katsuyoshi Kitai ◽

Tadaaki Isobe ◽

Yoshikazu Tanaka ◽

Yoshiko Tamaki ◽

Masakazu Fukagawa ◽

...

Keyword(s):

Parallel Processing ◽

Shared Memory ◽

Vector Multiprocessor ◽

Processing Architecture

Download Full-text

NETWORK SYNCHRONIZATION AND OUT-OF-ORDER ACCESS TO VECTORS

Parallel Processing Letters ◽

10.1142/s0129626494000375 ◽

1994 ◽

Vol 04 (04) ◽

pp. 405-415

Author(s):

MATEO VALERO ◽

EDUARD AYGUADÉ ◽

MONTSE PEIRON

Keyword(s):

Interconnection Network ◽

Performance Degradation ◽

Free Access ◽

Multiprocessor Systems ◽

Network Synchronization ◽

Storage Scheme ◽

Memory Modules ◽

Vector Multiprocessor

In vector multiprocessor systems, collisions in the interconnection network and conflicts in the memory modules are the main causes of the performance degradation. In this work we use a synchronized interconnection network, and propose an interleaved storage scheme and an out-of-order access to the elements of the stream that allow conflict-free access. The streams are generated by the different processors in an asynchronous manner. The mechanism works for the most common strides found in real programs. The hardware required is also described and its complexity is shown to be equivalent to the complexity when the processor requests the elements in order.

Download Full-text