Error analysis for digital signal processing of impulsive signals

1977 ◽  
Vol 62 (S1) ◽  
pp. S30-S30
Author(s):  
Curtis I. Holmer
Keyword(s):  
Signal Processing ◽  
Error Analysis ◽  
Digital Signal Processing ◽  
Digital Signal

scholarly journals An efficient hardware logarithm generator with modified quasi-symmetrical approach for digital signal processing

2020 ◽  
Vol 10 (5) ◽  
pp. 4671
Author(s):  
Minh-Hong Nguyen
Keyword(s):  
Signal Processing ◽  
Error Analysis ◽  
Digital Signal Processing ◽  
Real Time ◽  
High Speed ◽  
Hardware Implementation ◽  
Approximation Error ◽  
Digital Signal ◽  
Traditional Methods ◽  
Low Area

This paper presents a low-error, low-area FPGA-based hardware logarithm generator for digital signal processing systems which require high-speed, real time logarithm operations. The proposed logarithm generator employs the modified quasi-symmetrical approach for an efficient hardware implementation. The error analysis and implementation results are also presented and discussed. The achieved results show that the proposed approach can reduce the approximation error and hardware area compared with traditional methods.

Sign in / Sign up

Export Citation Format

Share Document