Improved FPGA time-to-digital converter architecture to improve precision, converter linearity and reduce dead-time
Keyword(s):
2020 ◽
Vol 67
(8)
◽
pp. 2532-2545
Keyword(s):
1988 ◽
Vol 35
(1)
◽
pp. 184-186
◽
Keyword(s):