Standard-cell design architecture options below 5nm node: The ultimate scaling of FinFET and Nanosheet

2019 ◽  
Author(s):  
Syed Muhammad Yasser Sherazi ◽  
Miroslav Cupak ◽  
Pieter Weckx ◽  
Odysseas Zografos ◽  
Doyoung Jang ◽  
...  
Keyword(s):  
Cell Design ◽  
Standard Cell

DSA template optimization for contact layer in 1D standard cell design

2014 ◽  
Author(s):  
Zigang Xiao ◽  
Yuelin Du ◽  
Haitong Tian ◽  
Martin D. F. Wong ◽  
He Yi ◽  
...  
Keyword(s):  
Contact Layer ◽  
Cell Design ◽  
Standard Cell

CFET standard-cell design down to 3Track height for node 3nm and below

2019 ◽  
Author(s):  
Syed Muhammad Yasser Sherazi ◽  
Jung Kyu Chae ◽  
P. Debacker ◽  
L. Matti ◽  
D. Verkest ◽  
...  
Keyword(s):  
Cell Design ◽  
Standard Cell

Using standard-cell design methodologies on a gate-array base

2003 ◽  
Author(s):  
D. Brasen ◽  
J. Shiffer ◽  
M. Hartoog ◽  
S. Ashtaputre
Keyword(s):  
Cell Design ◽  
Standard Cell ◽  
Design Methodologies ◽  
Gate Array
Sign in / Sign up

Export Citation Format

Share Document