High-capacity content-addressable memory architecture

1993 ◽  
Author(s):  
Philip D. Henshaw ◽  
Steven A. Lis
Keyword(s):  
High Capacity ◽  
Memory Architecture ◽  
Content Addressable Memory

A versatile content addressable memory architecture

2007 ◽  
Author(s):  
Xin Yang ◽  
Sakir Sezer ◽  
John McCanny ◽  
Dwayne Burns
Keyword(s):  
Memory Architecture ◽  
Content Addressable Memory

scholarly journals A Novel NOR-Type TCAM Deploy Dual-VT cell with OR-Type Cascade Match-Line Structure

2020 ◽  
Vol 9 (10) ◽  
pp. 35-39
Keyword(s):  
Low Power ◽  
Power Dissipation ◽  
Clock Cycle ◽  
High Capacity ◽  
Cmos Technology ◽  
Stress Effect ◽  
Content Addressable Memory ◽  
Routing Table ◽  
Trade Offs ◽  
Static Power

We look over improvements in the schemes of large size content addressable memory (CAM). A CAM is a very important device that executes the routing table function within a single clock cycle in network router to transmit information over the network. CAMs are particularly popular in network switches to classify and sending information packets, they are also helpful in other different applications that require fast information retrieval from routing table. The primary CAM configuration challenge is to decrease power dissipation related with the lot of parallel activity in memory circuitry during search operation. As innovation going on in technology scaling, it continues minimizing the dynamic power dissipation of CAMs, however it also rises the leakage current of transistors. Thus, the static power is turning into a noteworthy bit of the whole power dissipation in CAMs. Here, we introduced a procedure which advantageous for high capacity Ternary Content Addressable Memory (TCAM) that minimize the static power dissipation in SRAM storage cell part and speed up activity in searching part of TCAM cell. We also divide whole memory into equivalent segments which improve performance of our design. We examine the different schemes and introduced the trade-offs of applying the techniques. Simulation and design have done by using Tanned EDA V.16 tool. For recreations of Low power TCAM structures we utilized predictive technology model (PTM) 45nm for high performance (HP) and low power (LP), which incorporate metal gate, high-k and stress effect of CMOS technology.

Design and analysis of low power self-controlled content addressable memory architecture

2020 ◽  
Author(s):  
R. Naveen ◽  
S.A. Sivakumar ◽  
M. Ramkumar Raja ◽  
T.V. Mahendiran ◽  
Thangam Palaniswamy
Keyword(s):  
Low Power ◽  
Memory Architecture ◽  
Content Addressable Memory
Sign in / Sign up

Export Citation Format

Share Document